Abstract-With the scaling of CMOS technology, negative bias temperature instability (NBTI) and gate oxide breakdown (GOBD) are serious issues for transistors. Normally, degradation due to NBTI and GOBD are modeled based on test structure data during process development and monitored with embedded test structures in product die. In this paper, we present a method to determine NBTI and GOBD model parameters through I/O measurements. This work targets products that do not include embedded test structures for wearout monitoring. The ground and power supply bounce signals are used for the calculation of delay and amplitude shifts, which in turn estimate threshold voltage shifts due to NBTI and leakage resistance decreases from gate dielectric degradation. From this data, the NBTI and GOBD parameters are estimated. We calculate the lifetime for each chip individually using calibrated NBTI and GOBD models. The methodology enables the extraction of NBTI and GOBD model parameters for individual chips, not just for the manufacturing process, and hence it becomes possible to differentiate chips that are more or less vulnerable to NBTI and GOBD.
Gate oxide breakdown (GOBD) is also an important wearout mechanism affecting MOSFET devices. Thinner gate dielectrics associated with scaled devices are more vulnerable to breakdown. A symptom of GOBD is increased stressinduced leakage currents (SILC). When leakage currents are too high, initially circuit performance degrades and later functional errors occur. Therefore the relationship between GOBD and lifetime is complex, as it depends on the details of circuit operation and circuits have been known to operate during breakdown [5] , [6] .
The purpose of this paper is to extract NBTI and GOBD model parameters to enable the estimation of the remaining life of individual chips. The proposed approach involves the use of measurements of variation in the ground and power supply signals, which are linked to estimates of the remaining lifetime of a circuit using a lifetime simulator [7] [8] [9] [10] . This is similar to prior work aimed at estimating the remaining lifetime through the simulation of lifetime [11] [12] [13] [14] [15] [16] [17] [18] . In doing so, errors result if failure rate parameters or operating history are not estimated correctly.
Consequently, lifetime estimation can be improved through monitoring of usage in some way, such as with ring oscillators [19] , replica critical paths [20] , [21] , or direct monitoring of critical paths [22] , [23] . All of these techniques need to be incorporated in a design prior to tapeout. Adding additional on-chip circuitry is not always possible for commercial-of-theshelf components.
In this paper, we assume that no on-chip circuitry is available for wearout monitoring. On the other hand, we assume access to the design for simulation and fitting of the simulation data. We find a relationship between the threshold voltage shift due to NBTI and the average number of defects in the dielectric layer of a MOSFET due to GOBD and degradation in the power supply and ground signals in order to extract NBTI and GOBD parameters. In an actual circuit, the degradation data are measured using the power supply and ground signals. The NBTI and GOBD parameters are derived using measurement data from the ground and power supply signals. The wearout parameter data are then input into a lifetime simulator [7] [8] [9] [10] to estimate the remaining lifetime. This paper covers only NBTI, rather than both positive bias temperature instability (PBTI) and NBTI, because our test Schematic of the proposed flow to find the NBTI and GOBD degradation models and the lifetime of each chip.
vehicles are from 90-nm technology, where PBTI is not an issue.
Although power/ground signals are not designed to carry signals and instead are designed to suppress crosstalk and latch-up effects, this work is not the first attempt to use I/O measurements to extract reliability model parameters. In [24] and [25] , IDDQ measurements have been shown to correlate with delay degradation due to NBTI. However, for advanced technology nodes, it has also been noted that IDDT measurements may be more sensitive and less corrupted by background variation due to process parameters [26] [27] [28] [29] . This paper also uses IDDT measurements, but for reliability parameter extraction rather than defects, as in [26] [27] [28] [29] . Moreover, we consider both NBTI and GOBD. Fig. 1 shows the overall procedure to extract the model parameters and estimate the circuit lifetime for each chip.
In Section II, the device-level process models are presented. In Section III, the system-level power supply and ground signature simulation results are presented. We compare the power supply and ground signal with the nominal signal to determine the delay and amplitude shifts. A model is found relating the amplitude and delay shift in the power supply and ground signals and NBTI and GOBD degradation parameters. Section IV presents the experimental results involving wearout model parameter extraction using a sample of chips. The lifetime of each chip is estimated based on statistical timing analysis that incorporates NBTI and GOBD models and random process variation in the MOS devices. This paper concludes with a summary in Section V.
II. DEVICE-LEVEL WEAROUT MODELS AND MODEL PARAMETERS TO BE EXTRACTED

A. Charge Trapping and Detrapping NBTI Model
There are several models of NBTI, notably the reactiondiffusion (R-D) model [30] , the charge trapping and detrapping (T-D) model [31] , and the hybrid approach [12] . This work has implemented the T-D model because it has been noted that the R-D model cannot explain well recovery speed and the impact of the dynamic bias voltage [32] . In the T-D model oxide defects, located in the dielectric layer in MOSFETs, capture and emit charges [33] . If a defect captures a charged carrier in the gate dielectric, the charged defect affects the mobility and scattering in the device [33] , [34] .
In the T-D model, the number of defects undergoing capture and reemission is modeled with the Poisson distribution with time constants corresponding to emission (τ e ) and capture (τ c ) [12] , [35] . The distribution associated with the number of defects that capture charge functionally relates to bias, temperature (T ), and time (t). The time constants are uniformly distributed on the log scale and the distribution is linked to the Fermi energy level and temperature [36] . Overall, the number of defects n(t) is [37] , [38] 
where A NBTI and B NBTI are constants, t is the stress duration and should be larger than 0, and ϕ(T, E F ) is a U-shaped function that depends on the trap energy density distribution in the bandgap, which is a function of temperature and the Fermi level. Equation (1) is the average and (2) is the standard deviation of the number of defects. The number of defects depends on the duty cycle, which is the fraction of time under stress, α. Instead of modeling the threshold voltage shift for each stress and recovery period separately, an effective Fermi level, as a function of duty cycle [39] is used where
The effective Fermi level, in combination with (1) and (2), determines the evolution of the number of defects as a function of time.
The fluctuation in average threshold voltage is determined by multiplying (1) by δ, the shift in threshold voltage due to a single trap [40] to get
Note that the relative variation in the number of defects, σ (n(t))/n(t) decreases as a function of time, as does the relative variation in the threshold voltage. This is consistent with experimental observations of delay variations in circuits [41] . Fig. 2 illustrates the shift in MOSFET threshold voltage for a switching inverter, showing stress and recovery cycles due to the NBTI effect. It also illustrates a ground signature signal, which shows the degradation in delay and amplitude of the ground signal as a function of time under stress. Because all transistors have systematic and random shifts due to (1) and (2), respectively, the observable ground bounce relates to the average shift of all devices. Hence, although in our simulations the threshold voltages of each device vary randomly, the observable ground signature shifts in accordance with the average threshold voltage shift, which depends on the average shift for the full chip. We extract A NBTI and B NBTI in (1) and (2) by estimating the average shift in threshold voltage as a function of time. The relevant parameters characterizing the shift are amplitude and delay, both of which refer to the shifts in the peaks of the ground bounce signal that are caused by stress, as illustrated in Fig. 2 .
In order to verify that the bounce signal variation and the circuit delay degradation have a reasonable relationship, we calculate the correlation r between delay degradation of the output paths and the amplitude and delay shifts of the ground bounce signal. The results are shown in Fig. 3(a) and (b) . The graphs show that the correlation between the parameters of the ground bounce signal and circuit delay is high. These graphs include variation due to channel length, random threshold voltage variation, and variation in the supply voltage.
For fitting the NBTI model, we only extract the A NBTI and B NBTI coefficients in (1) . ϕ (T, E F ) is also an important model parameter, and we use theoretical values for ϕ (T, E F ) in our simulations. To verify that ϕ (T, E F ) does not affect the ability of our models to predict circuit delay, we varied ϕ (T, E F ) by ±10% and ±20% and checked whether the variation of ϕ (T, E F ) impacts the correlation between the ground bounce signal and path delay in Table I . As can be seen in Fig. 3 , the variation in the correlation factors is less than 4.2%. Therefore, we can neglect errors in ϕ (T, E F ) when calibrating the NBTI device-level model, and it is sufficient to estimate A NBTI and B NBTI . Once A NBTI and B NBTI are estimated, the extracted bounce signals can be used to predict path delay caused by the shift in threshold voltage (V th ). Fig. 3(c) shows that the correlation between I DDQ and delay is less effective, as mentioned in the introduction.
B. Gate Oxide Breakdown Model
GOBD results in SILC, which are caused by trap-assisted tunneling mechanisms where electrons pass from the cathode to the anode via defect sites (neutral raps) in the gate dielectric because of electrical fields [42] [43] [44] [45] . When the gate dielectric experiences partial break down, it is known as soft breakdown (SBD) [42] , [46] . Circuit lifetime is limited by the circuit speed degradation caused by SBD.
Experimental observations indicate that the time to failure distribution is a function of the total gate dielectric surface area, temperature, and gate voltage, due to the weakest-link character of gate dielectric breakdown [47] . However, when abstracting this relationship to the system level, it is important to take into account details of circuit operation, not just the surface area. Using a set of test patterns to determine stress and temperature, the time under stress is the time that the gate of an nMOS or pMOS device has the supply voltage and ground voltage applied, respectively. This time depends on the input patterns and the propagation of these patterns to each MOSFET. The next step is to determine the number of SBD paths experienced by each device. The number of breakdown paths in our simulations is a random process. The percolation model (PM) is used to find the probability distribution of different numbers of paths, which is a function of stress and temperature. The PM finds the probability density function of different numbers of paths by placing neutral traps randomly within the oxide and analyzing the number of resistive conduction paths in a 3-D matrix representing the gate dielectric layer [48] .
In the PM, the defect generation rate depends only on the gate voltage and temperature, which is converted to a number of traps [49] , [50] 
where A GOBD , B, and β are fitting constants, and τ ox , W , and L are oxide thickness, gate width, and length, respectively, and θ ≈ 0.01°C −1 [50] . Fig. 4 shows the PM simulation results and the probability distribution of the number of SBD paths as a function of time. If we know the stress duration, the gate voltage, and temperature of a MOSFET, the probability of a fixed number of conduction paths can be estimated. The results in Fig. 4 indicate the probability that at least n paths are observed in the oxide.
To find the probability that there are exactly n paths, it is necessary to subtract the (n − 1)th curve from the nth curve.
Next, for each breakdown path, the SBD leakage resistance is calculated with the QPC model [50] 
, h is Plank's constant, e is the electron charge, and N is the number of SBD conduction paths [51] . The location of SBD, gate-to-drain versus gate-to-source, is randomly selected.
Equations (5) and (6) can be combined to extract the probability distribution of conductivity versus time of individual devices. Fig. 5 shows the probability distribution of conductivity versus stress time with ±10% variation of A GOBD and β. As can be seen from Fig. 5 , the effect of A GOBD in (5) is the average time for the onset of GOBD, and the effect of β in (5) is variation in the time for the onset of GOBD among devices.
The impact of SBD on a ring oscillator is illustrated in Fig. 6 . It can be seen that SBD causes delay, while not degrading signal swing. It degrades the frequency of a ring oscillator. The degradation is larger for gate-to-source shorts than for gate-to-drain shorts.
We calculated and applied R GOBD to a number of critical paths after 10 years of operation with different values of A GOBD and β coefficients in (5) and α in (6). Then, we extracted the delay and delay variation. The results are shown in Fig. 7 . It can be seen that A GOBD and β strongly impact critical path delay, while α does not. Therefore, it is sufficient to extract A GOBD and β. These parameters can be determined from N trap (t), as suggested by (5) . Fig. 7 (d) also shows that the correlation factors are not affected by errors in α in (6) . Fig. 8 shows that the impact of voltage stress is a reduction in resistances R BD·G2S and R BD·G2D for a few of the pMOS and nMOS devices. The resistances decrease as stress increases, as the number of conduction paths increases, as shown in Fig. 8(b) . As resistance decreases, both the power supply current I PUN (t) and the ground current I PDN (t) experience more bouncing as a function of time, as shown in Fig. 8(c) , because new leakage current paths ( I leak_ P , I leak_N ) are formed. Not only does the total current increase, but also the gate voltage (V gate ) is divided by R BD and R gate , and I SUB also decreases due to the leakage current paths. The decreased I SUB and reduced V G cause the circuit speed to decrease. Hence, we can monitor power/ground voltage bounce to detect GOBD in a circuit. The declining gate oxide resistance is a symptom of GOBD.
C. Device-to-Device Variation of Degradation
The physical models to explain the device-level reliability phenomenon are based on random models for NBTI and GOBD. Therefore, even though the coefficients of each device-level mathematical model for NBTI and GOBD are fixed, each MOSFET has different degradation factors for the same stress time and temperature conditions. In order to consider the variation, in NBTI, we used (2) to calculate the standard deviation of V th due to degradation, which is in addition to variation due to process parameters.
For GOBD, we also considered the randomness of the GOBD effect, because we use the probability distribution functions to calculate the number of conduction paths in each MOSFET in a system at a certain stress time, given values for stress voltage and temperature. Therefore, even though some MOSFETs may have the same amount of stress time with the same stress and temperature conditions, random variation can result in devices with different numbers of conduction paths. Fig. 9 shows the static current degradation as a function stress time with the combined effect of NBTI and GOBD. Because of the threshold voltage increase by NBTI, the current decreases initially. However, after some time, the GOBD effect starts to create conduction paths and the gate leakage current increases. Because of the leakage current variation of each MOSFET in a system as a function stress time, the total leakage current of the overall system will change, and this can be seen in the ground and power supply voltage signal of the system. Therefore, the degradation of ground and power supply signals average the effect of shifts in threshold voltage and conduction paths through the gate oxide. This averaging nevertheless accounts for the workload seen by the circuit, either during stress testing or during in-field operations.
III. SIMULATION STUDY: SIGNATURE SIGNAL ANALYSIS
AND MODELING FOR NBTI AND GOBD We first determine a model relating NBTI and GOBD to ground and supply voltage bounce using simulation with FastSpice (XA) [52] . We have considered several different chips and test benches. The chips include a microprocessor, a floating-point unit (FPU), and a finite impulse response (FIR) filter.
The microprocessor is a RISC processor with an external memory. It has around 1.4 million MOSFETs. The FPU and FIR filter have 20 and 8 k MOSFETs, respectively. We simulate each of these systems with SPICE to obtain ground voltage signatures. The test benches determine the stress of each transistor. Hence, variation among the test benches provides an indication of variation due to the applied test patterns. It allows us to extract the best test bench for the purpose of parameter extraction. For example, for the microprocessor, the shift is largest for the ADD test bench and the least for the CACHE test bench. For process variation, we model the average initial threshold voltage (V 0 th ) and channel length (L 0 ) for pMOS and nMOS devices, since these factors are not controlled well by the process, and they are important for timing.
In a circuit in operation, the degradation may be different than any test bench. The actual degradation depends on workload. Assumptions about a variety of workloads are taken into account when estimating the remaining lifetime. For the purpose of model extraction, the use of a test bench allows calibration of the model to known stress conditions.
A. Data Extraction
Given a power supply and ground voltage signature, our method extracts the shifts in voltage and delay as a function of time. Fig. 10 shows the ground voltage signature as a function of the threshold voltage shift for NBTI. To simulate the effect of NBTI, signatures are generated with an initial random set of process parameters, to mimic a true process, at different time points with random and systematic degradation in threshold voltage, to mimic the impact of stress. We apply the impact of NBTI stress to each MOSFET using (1) and (2), where (1) is the systematic component and (2) is the random component.
Similarly, for GOBD, we generate a set of degraded resistances based on the stress distribution, random PV, and a random selection of SBD paths. The signatures on the power supply and ground, which are affected by the time dependent degraded resistances, are computed for an input pattern.
After applying the NBTI and GOBD effects and simulating the power supply and ground signals, the shifts in delay ( D) and amplitude ( A) are computed at each peak, as illustrated in Fig. 11 . Each signature has several maxima and minima, where the number of maxima and minima depends on the applied input pattern. The average amplitude and delay degradation as a function of time in operation is computed. Fig. 11 shows as example signature signal and shows the data peak points used to extract shift data ( A for shifts of peak point amplitude and D for shifts of peak point time). Fig. 12 shows delay and amplitude shift data for NBTI and GOBD for different circuits and test benches. It can be seen that if the circuit has a larger number of devices, then the shift in amplitude and delay is larger for the same shift in threshold voltage, because more affected devices determine the voltage signature. Therefore, the observable shift in the ground voltage bounce depends on the number of devices in a circuit.
B. Distinguishing NBTI and GOBD
The characteristics of the static leakage current in a circuit are used to find the stress conditions that make NBTI and GOBD dominant, as illustrated in Fig. 13 . We can see that NBTI is dominant at low gate voltages and GOBD is dominant at high gate voltages. Fig. 14 shows some shifts in amplitude and delay at the NBTI and GOBD stress conditions, indicating a wide difference in both delay and amplitude shifts due to NBTI and GOBD.
In our examples, the primary stress conditions to observe NBTI are at stress voltages of 1.4 and 1.6 V, while the primary stress conditions to observe GOBD are at 2.2 and 2.7 V.
However, the data is somewhat confounded. At NBTI stress conditions, there is still GOBD degradation, and at GOBD stress conditions there is NBTI degradation. Hence, we use an iterative procedure to extract NBTI and GOBD. First, we estimate the GOBD parameters from data at 2.2 and 2.7 V. The impact of GOBD at 1.4 and 1.6 V is estimated, and the data from GOBD is subtracted. Then we estimate threshold voltage shift due to NBTI with the resulting data at 1.4 and 1.6 V. Models are used to estimate the degradation due to NBTI at 2.2 and 2.7 V. The result is subtracted from the data at 2.2 and 2.7 V. The GOBD model is then re-extracted. The revised model is then used to estimate GOBD at 1.4 and 1.6 V. The iterations continue until convergence.
C. Modeling NBTI
NBTI causes the mean and standard deviation of the threshold voltages of MOSFETs to increase. In addition to the random initial Gaussian distribution of the initial threshold voltages, the amount of the increase is modeled as described in the previous section. We combine the initial distribution with the shift in threshold voltage to generate the virtual NBTI effect. Both the amplitude and delay degradation in the ground signature signal can independently estimate the threshold voltage shift.
Specifically, the delay and amplitude degradation are functions of the V th shift, that is
where Then, in order to improve accuracy, the two functions are combined together, with the fitting coefficient, ξ
In (1) and (3), because ϕ (T, E F,eff ) increases as a function of temperature and gate voltage, the shift in threshold voltage become larger for larger values of temperature and gate voltage at each time point, which corresponds to larger amplitude and delay shifts at the peak points of the ground signature signal. Figs. 15(a) and (b) compare the amplitude and delay shifts at different temperatures for the same supply voltage and different supply voltages at the same temperature to show the effect of stress. The amplitude decreases and delay increases with supply voltage and temperature.
Using the degradation data in Figs. 15(a) and (b), we fit the degradation data using (7) and (8) to extract the estimated shift in threshold voltage and combine them with (9) . Fig. 15(c) compares the average threshold voltage shift with the true shift in threshold voltage to show the accuracy of our model at the 1.2 V supply voltage. The data are fit for several stress conditions (supply voltages: 1.2-2.0 V, and temperatures: 25°C-125°C) with (9) , and the standard error is less than 3.5 mV. Given an extracted threshold voltage shift as a function of time and temperature, computed using the model in (9), the model parameters in (1), A NBTI and B NBTI , can be computed.
We need to check if our methodology can correctly extract NBTI model parameters using signature data. To do this, we assume process-level values are given for coefficients A NBTI and B NBTI in (1) . Each device is assigned a random initial threshold voltage. NBTI degradation models are applied to each device, and the degraded signature signal is simulated.
From the degradation of the signature signal, the shift in amplitude and delay is found, and the average degradation Table II shows the average and standard deviation of the error rate for each coefficient, based on running several simulations for each of the circuits and test benches using full chip simulations. The error rates are less than 3%.
D. Data Extraction and Modeling for GOBD
We next construct a relationship between the power supply and ground signals and GOBD in circuits. Our method extracts the degradation in amplitude and shift in delay as a function of time with power/ground voltage signals. Fig. 16 shows the delay and amplitude degradation data for several samples. In each sample, different devices experience SBD. This graph shows the effect of randomness in the selection of the SBD location and the R SBD value. Although the variation among samples is increasing with time, its effect (<10%) is small. Fig. 16 .
Variation of Delay and Amplitude degradation for several random resistance distribution samples for the microprocessor.
The modeling of the degraded oxide resistance and the shifts in amplitude and delay is similar to NBTI, that is
and (12) where
, and ε a,d (T, V DD ) are fitting coefficients, which are a function of the stress conditions for (10) and (11) . In (12), we combine (10) and (11) by using a fitting constant ξ to use both delay and amplitude variable for better fitting result.
As we can see with (10)- (12), first, we calculate the number of defects for every MOSFETs in a system. Based on the number of defects, we use PM simulation to compute the number of conducting paths and the QPC model to compute the estimated R SBD for each MOSFET. Then, we apply the R SBD values to individual MOSFETs, and analyze the degradation of the power and ground signature signals.
Then, we compare the applied the average number of defects to the MOSFETs to the corresponding delay and amplitude degradation data computed from the power and ground signatures to find the fitting constants for (10)- (12) . Fig. 17(a) and (b) compares the accuracy of (12) for several temperatures and several test benches, respectively. They show an estimate of the average number of defects for MOSFETs in a system in comparison with the actual average number of defects for MOSFETs in the circuit. Fig. 17(c) presents the GOBD and NBTI model accuracy using R 2 , the coefficient of determination. To make a comparison, parameter values (A GOBD , β) in (5) are assumed. These are applied to generate a GOBD resistance distribution. The signature is computed and used to extract N trap with (12) . The results are then used to compute R 2 in Fig. 17(c) . The CACHE and FTI test benches stress fewer MOSFETs compared to the other arithmetic test sets, and it appears that the model is more accurate if a smaller number of MOSFETs are stressed. On the other hand, the shift is smaller, which impacts our ability to determine model parameters experimentally.
IV. MEASUREMENT STUDY: EXPERIMENTAL DATA COLLECTION, ESTIMATION, AND ANALYSIS USING CHIPS
The iterative procedure that was used for simulation data is now applied to experimental data. Namely, initially the GOBD parameters were estimated at higher supply voltages. Next NBTI parameters were estimated at lower supply voltages, after subtracting the effect of GOBD. The iterative process continues until convergence, as mentioned in Section III-B.
Our methodology has been applied to RISC microprocessor test chips, with 1.4 million transistors and implemented with 90-nm technology. These chips are the same ones that were simulated in Section III. The supply voltage was set to 1.4-2.7 V to stress the chips to make either GOBD or NBTI dominant. (The operating supply voltage is 1.2 V.) We stressed the chips at two temperatures, 40°and 120°. We tested and analyzed a total of nine chips for the calibrated lifetime prediction. Each chip was tested for 15 000 s.
In order to match simulation as closely as possible, the simulations and measurements were conducted with exactly the same test patterns. Therefore, tests controlled for input data, operating modes, temperature, etc. The test vectors were arbitrarily chosen. No effort was made to find an optimal set of test vectors.
A. Data Collection for NBTI
The V th degradation models have been applied to extract NBTI parameters for several microprocessor test chips. In this case study, we considered supply voltages of 1.4, 1.6, and 1.8 V, and temperatures of 40°C, 60°C, 80°C, 100°C, and 120°C. Our purpose is to show that shifts in the amplitude and delay of peak points in the signature signal are measureable, and hence can be used to estimate the shift in threshold voltage caused by the NBTI effect.
We applied a dc input signal to stress the chips in order to avoid HCI degradation which occurs during transitions of signals (0→1 or 1→0). Although the dc input signal does not match with real usage scenarios, our purpose is to determine if measurements of power supply and ground bounce can be used to estimate circuit lifetime with a well-controlled experiment. A dynamic test bench is applied during testing so that the ground bounce signal can be observed and the amount of degradation can be measured.
For the measurement, we have used a sampling oscilloscope to remove the noise and increase the detectable resolution as much as possible through the following steps. First, we have used the "average" and "bandpass filter" functions to filter out the noise and jitter in our oscilloscope. These functions use 512 samples of the same time point to generate a stable ground signal and to reduce the measurement error by over an order of magnitude. After we extract the averaged signal, we convert the signal to the frequency domain and filter out all frequencies outside the 10 MHz-1 GHz range, before transforming the signal back to the time domain. After the filtering process, we can analyze the supply voltage and power degradation with up to a 0.2-ps time resolution, which is sufficient to observe delay variation and degradation. The voltage resolution for the averaged and filtered signal is also sufficient to measure the amplitude shift as a function of time.
After intervals of voltage and temperature acceleration stress testing, we monitor the ground and power supply bounce signal. The NBTI and GOBD induced ground and power supply voltage bounce was recorded with an oscilloscope, and the shifts in amplitude and delay were computed at peak points of the ground signal.
In Fig. 18(a) , we capture the voltage signature degradation as a function of time for different input voltages and temperatures at a low supply voltage where NBTI is dominant. The extracted degradation data is shown in Fig. 18(b) . Using (11), the extracted V th drift data are shown in Fig. 19(a)-(c) . These degradation results are similar to data in [37] , [39] , and [53] . Also, in Fig. 19(d) , we can see the relationship between the gradient variations (GV) of threshold voltage degradation as a function of stress time and the different applied temperatures. The α (temperature gradient) is increasing as a function of the applied gate voltage, and α is similar to data in [37] .
B. Data Collection for GOBD
The microprocessor chips were stressed with a 2.2-V supply voltage, together with temperature stress. The shifts in delay and amplitude were computed. Fig. 20(a) shows the shifts in amplitude and delay for several microprocessors with different temperatures (50°C and 100°C). It is evident that the shift is larger for higher temperatures. The ground signature signal is affected by nMOS degradation, while pMOS degradation causes shifts in the power supply signature signal. Therefore, we use both the ground and power supply signature signals to extract both the nMOS and pMOS oxide degradation resistances.
The ground and power supply shifts are shown in Fig. 20(b) , which is the average shift of the two groups (50°C and 100°C) of microprocessors. The amplitude degradation results show that the supply degradation is slightly larger than the ground degradation, and the difference is larger for tests at higher temperatures. This result matches previous experimental results which compare degradation in nMOS and pMOS devices [24] , [25] , [39] , [53] , and experimentally show the temperature dependence of GOBD [54] . Based on the shift data, we extracted the average number defects per MOSFET and calculated the worst degraded oxide resistance as a function of stress time in Fig. 21 . As expected, the results show that nMOS degradation is less than pMOS degradation, and higher temperatures cause MOSFETs to degrade more quickly. Moreover, variation increases. 
C. Performance Degradation and Lifetime Analysis
In order to further study the joint impact of NBTI and GOBD on a RISC microprocessor, we use statistical timing analysis in order to extract the critical paths of the system [9] , [10] . After the selection of paths, Monte Carlo analysis determines the distribution of delay.
It is not sufficient to just perform timing analysis to determine the impact of NBTI and GOBD on lifetime. It is also necessary to determine the time under stress and temperature experienced by each device [9] , [10] . Stress is a function of the test bench and the use scenario. Fig. 22(a) shows a histogram of the delays of critical paths as a function of stress time and a histogram of the delays through the clock tree network as a function of stress time. It can be seen that the delays of critical paths degrade and the variation of delays increases as a function of time. The delay in the clock network mitigates errors due to the increasing delays of critical paths. However, because the number of gates between FFs is much larger than the number of gates between the clock generation source and the flip flops, the overall delay degradation of the critical paths is much larger than the delay degradation of the clock paths. Therefore, the mitigation of timing errors caused by the clock path delays is minimal, and timing errors eventually result because of the increasing delays of the critical paths. Fig. 22(b) compares the lifetime distribution of "Chip 1" and "Chip 5" for several operating frequencies. Because timing violations determine the operating frequency, as the operating frequency increases, the timing margins decrease and the lifetime decreases.
To analyze and estimate the circuit lifetime, we extract the timing margin between the critical path data transition timing and clock edge timing. We calculate the stress time needed for the logic path delay degradation to reach the limit defined by the timing margin between a clock edge and the data transition timing using statistical Monte Carlo analysis. The results are a statistical distribution of stress time for the combination of all critical paths.
The statistical timing analysis also includes clock path delays as well. To consider the clock tree delay degradation for each critical path, we take into account the logic gates between each flip-flop (for the critical paths) and the clock source. We assume that all of the MOSFETs in the clock path logic gates have 50% duty cycle. In this way, the clock path delay degradation is included when we estimate the lifetime of the circuit. Fig. 23 shows the median lifetime as a function of frequency for each individual chip, based on the extracted NBTI and GOBD parameters. Each chip has unique values of NBTI and GOBD parameters. The extracted NBTI parameters primarily affect the slope of the lifetime as a function of the operating frequency [B NBTI in (1)]. This causes the lifetime of some chips to be more sensitive to operating frequency.
The dotted lines in Fig. 23 indicate the two-sigma confidence bounds on the lifetime due to process variations. It can be seen that process variations have a significant impact on lifetime. Initial process parameters affect the intercept of the x-axis [A NBTI in (1)]. As a result, some chips start out more vulnerable to NBTI and GOBD.
D. Performance Analysis With Process Variation Parameter Extraction
Note that in Fig. 23 , the confidence bounds caused by process PV are very wide. They are wide because of uncertainty in process parameters, combined with random variation in the reliability models. The very wide confidence bounds are because after initial quick degradation, degradation is very slow. Therefore, lifetime is only limited for certain values of process parameters, combined with worst case values of reliability model parameters.
For process parameter extraction, we consider four parameters for each chip: the channel lengths of nMOS and pMOS devices and the average threshold voltages of nMOS and pMOS devices. In order to extract these parameters, the output delay and transition times of nine outputs were measured. We have used an experimental design involving a Taguchi orthogonal array [55] to simultaneously vary each of the four parameters (nMOS and pMOS channel lengths and threshold voltages). To determine the sensitivity of each output (delay and transition time) to each of the parameters, equations were determined for each of the outputs (nine delays and nine transition times) using linear regression [56] . The equations are of the form: y = A+ Bx, where y is a vector of the 18 outputs, x is a vector of the four process parameters, A is an 18 dimensional vector, and B is an 18 × 4 dimensional matrix. Simulation data determines the parameters in A and B, and measured data determines y. The best fit for parameters is estimated with
We determined that the 18 outputs provide sufficient degrees of freedom for accurate parameter extraction. The extracted parameters are shown in Table III . Even with parameter extraction, we determined that there are some differences between the simulated versus measured delays, due to unmodeled parasitics and parameters. By comparing the predicted versus measured delays, we found that the measured delays are 2 ps larger, and the standard deviation of unmodeled errors is 10.4 ps. Fig. 24(a) shows the impact of variation on the critical path delay distribution for three cases: 1) die-to-die random variation in channel length and random within-die variation in threshold voltage (the case where no process variation data is extracted); 2) random withindie variation in threshold voltage (the case with extracted mean values for channel length and threshold voltage); and 3) random within-die variation in threshold voltage and variation due to unmodeled errors in delay. It can be seen that the impact of unmodeled errors is small. The revised confidence bounds, accounting for both unextracted within-die variation in threshold voltage and unmodeled errors between observed and estimated delays are shown in Fig. 24(b) . It can be seen that the process variations have a significant impact on lifetime, and with better parameter extraction, the lifetime uncertainty decreases substantially.
Note that the variation among our chips is not large. This is due to the fact that the chips came from a single lot. Comparison between the measured delay degradation data for an output of a chip (microprocessor) and the delay degradation computed using simulation, calibrated with extracted parameters from the power supply and ground bounce signals. Fig. 25 shows a comparison between the actual circuit output port delay degradation and the simulated critical path delay to the output port. After we calibrated the model parameters for the chip and stress conditions, the estimated result is well matched with the measured path delay degradation.
E. Verification of Measurement Results
V. CONCLUSION
This paper presents a method to extract NBTI and GOBD parameters from chips without the availability of embedded test structures for NBTI and GOBD. Since these two wearout mechanisms affect both the power supply and ground signals, we have proposed a method to estimate the impact of each separately. We have used simulation to develop an equation to determine the relationship between the ground signature and an average threshold voltage shift, from which the NBTI failure rate parameters are computed. We have also used simulation to find a relationship between the defect generation rate parameters and the power supply and ground signatures in order to estimate parameters related to the defect generation rate for GOBD. The method involves measuring shifts in amplitude and delay of the ground and power supply signals during operation. The ability to measure shifts in the ground and power supply signals has been demonstrated experimentally.
This approach enables the estimation of NBTI and GOBD degradation on a chip-by-chip basis. It determines an average threshold voltage shift and GOBD defect generation rate, from which wearout distribution parameters are estimated, using a known test bench. We have also shown that lifetime is strongly dependent on process parameters, and have extracted key process parameters. Lifetime simulation with arbitrary workloads can then be used to estimate the remaining lifetime of a chip. Extraction of process parameters tightens the confidence bounds on lifetime.
The current work has only considered NBTI and GOBD because our chips were implemented with 90-nm technology, where PBTI is not a concern. Although PBTI is not considered in this paper, our methodology can easily take into account PBTI by adding models and measurements of both the power supply and ground signals for bias temperature instability (BTI) modeling. Because the polarity of shifts of supply and ground signals is different for BTI and GOBD, it will be possible to distinguish BTI (both NBTI and PBTI) from GOBD with the appropriate stress conditions. PBTI and self-heating will be considered in the future work for more scaled technologies.
